

Reg. No: 

--	--	--	--	--	--	--	--	--

SIDDHARTH INSTITUTE OF ENGINEERING & TECHNOLOGY:: PUTTUR  
(AUTONOMOUS)B.Tech II Year I Semester Regular Examinations Nov/Dec 2019  
COMPUTER ORGANIZATION & ARCHITECTURE  
(CSE & CSIT)

Time: 3 hours

Max. Marks: 60

**PART-A**

(Answer all the Questions 5 x 2 = 10 Marks)

- |          |  |           |
|----------|--|-----------|
| <b>1</b> | <b>a</b> Define MAR.                               | <b>2M</b> |
|          | <b>b</b> Define Fixed-point representation.        | <b>2M</b> |
|          | <b>c</b> What are the arithmetic micro operations? | <b>2M</b> |
|          | <b>d</b> Differentiate between SRAM & DRAM.        | <b>2M</b> |
|          | <b>e</b> Define pipelining.                        | <b>2M</b> |

**PART-B**

(Answer all Five Units 5 x 10 = 50 Marks)

**UNIT-I**

- |          |                                       |           |
|----------|---------------------------------------|-----------|
| <b>2</b> | <b>a</b> Write about Registers.       | <b>5M</b> |
|          | <b>b</b> Write about instruction set. | <b>5M</b> |

**OR**

- |          |   |            |
|----------|---|------------|
| <b>3</b> | Write in detail about the Functional Units of Computer with neat diagram. | <b>10M</b> |
|----------|---|------------|

**UNIT-II**

- |          |   |           |
|----------|---|-----------|
| <b>4</b> | <b>a</b> Write about hardwired control unit.                              | <b>4M</b> |
|          | <b>b</b> Write the Booth multiplication algorithm and Draw the flowchart. | <b>6M</b> |

**OR**

- |          |  |            |
|----------|--|------------|
| <b>5</b> | Show the step-by-step signed-operand multiplication process using Booth algorithm. | <b>10M</b> |
|----------|--|------------|

**UNIT-III**

- |          |  |            |
|----------|--|------------|
| <b>6</b> | Explain about Micro Programmed Control with neat sketch. | <b>10M</b> |
|----------|--|------------|

**OR**

- |          |   |           |
|----------|---|-----------|
| <b>7</b> | <b>a</b> Show that the block diagrams of the hardware that implements the following register transfer statement P: R2←R1. | <b>6M</b> |
|          | <b>b</b> Explain the way of constructing a 4-line common bus system with a neat diagram.                                  | <b>4M</b> |

**UNIT-IV**

- |          |   |            |
|----------|---|------------|
| <b>8</b> | Describe the use of DMA controllers in a computer system with a neat block diagram. | <b>10M</b> |
|----------|---|------------|

**OR**

- |          |  |           |
|----------|--|-----------|
| <b>9</b> | <b>a</b> Explain about Memory Hierarchy.               | <b>6M</b> |
|          | <b>b</b> Explain about Memory Management Requirements. | <b>4M</b> |

**UNIT-V**

- |           |   |           |
|-----------|---|-----------|
| <b>10</b> | <b>a</b> Explain about Parallel Processing and its Types.                       | <b>6M</b> |
|           | <b>b</b> Explain the concept of Pipelining with clear example with neat sketch. | <b>4M</b> |

**OR**

- |           |   |           |
|-----------|---|-----------|
| <b>11</b> | <b>a</b> Write about hyper cube network with neat sketch. | <b>5M</b> |
|           | <b>b</b> Write about multistage network with neat sketch. | <b>5M</b> |

\*\*\*END\*\*\*